Altera Audio Video Development Kit, Stratix IV GX Edition User Manual
Page 43

Chapter 6: Board Test System
6–21
Using the Board Test System
© November 2009 Altera Corporation
Audio Video Development Kit, Stratix IV GX Edition User Guide
The following sections describe the controls on the SDI HSMC - Video tab.
Pattern Generator
The SDI HSMC has two transmitter channels (CH1 Tx and CH2 Tx) and two receiver 
channels (CH1 Rx and CH2 Rx). When a receiver channel has valid video input, the 
corresponding transmitter channel transmits the input video stream. When no valid 
video input is present, the each transmitter outputs a video pattern based on the 
following settings: 
■
Pattern
—Specifies the test pattern to output to the monitor. The following choices
are available:
■
Color bar
—Specifies a video color bar pattern with eight vertical color bars.
(Refer to
)
■
Pathological
—Specifies a video color bar pattern with two horizontal color
bars that stresses the receive PLL.
Figure 6–11. The SDI HSMC - Video Tab
- MAX 10 JTAG (15 pages)
 - MAX 10 Power (21 pages)
 - Unique Chip ID (12 pages)
 - Remote Update IP Core (43 pages)
 - Device-Specific Power Delivery Network (28 pages)
 - Device-Specific Power Delivery Network (32 pages)
 - Hybrid Memory Cube Controller (69 pages)
 - ALTDQ_DQS IP (117 pages)
 - MAX 10 Embedded Memory (71 pages)
 - MAX 10 Embedded Multipliers (37 pages)
 - MAX 10 Clocking and PLL (86 pages)
 - MAX 10 FPGA (26 pages)
 - MAX 10 FPGA (56 pages)
 - USB-Blaster II (22 pages)
 - GPIO (22 pages)
 - LVDS SERDES (27 pages)
 - User Flash Memory (33 pages)
 - ALTDQ_DQS2 (100 pages)
 - Avalon Tri-State Conduit Components (18 pages)
 - Cyclone V Avalon-MM (166 pages)
 - Cyclone III FPGA Starter Kit (36 pages)
 - Cyclone V Avalon-ST (248 pages)
 - Stratix V Avalon-ST (286 pages)
 - Stratix V Avalon-ST (293 pages)
 - DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
 - Arria 10 Avalon-ST (275 pages)
 - Avalon Verification IP Suite (224 pages)
 - Avalon Verification IP Suite (178 pages)
 - FFT MegaCore Function (50 pages)
 - DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
 - Floating-Point (157 pages)
 - Integer Arithmetic IP (157 pages)
 - Embedded Peripherals IP (336 pages)
 - JESD204B IP (158 pages)
 - Low Latency Ethernet 10G MAC (109 pages)
 - LVDS SERDES Transmitter / Receiver (72 pages)
 - Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
 - Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
 - IP Compiler for PCI Express (372 pages)
 - Parallel Flash Loader IP (57 pages)
 - Nios II C2H Compiler (138 pages)
 - RAM-Based Shift Register (26 pages)
 - RAM Initializer (36 pages)
 - Phase-Locked Loop Reconfiguration IP Core (51 pages)
 - DCFIFO (28 pages)
 
