beautypg.com

The ddr3 tab – Altera Audio Video Development Kit, Stratix IV GX Edition User Manual

Page 31

background image

Chapter 6: Board Test System

6–9

Using the Board Test System

© November 2009 Altera Corporation

Audio Video Development Kit, Stratix IV GX Edition User Guide

Flash

The Flash control allows you to read and write the flash memory on your board. Type
a starting address in the text box and click Read. Values starting at the specified
address appear in the table. The flash memory addresses display in the format the
Nios II processor within the FPGA uses, that is, each flash memory address is offset
by 0x04000000. Thus, the first location in flash memory appears as 0x04000000 in the
GUI.

1

If you enter an address outside of the 0x04000000 to 0x07FFFFFF flash memory
address space, a warning message identifies the valid flash memory address range.

To update the flash memory contents, change values in the table and click Write. The
application writes the new values to flash memory and then reads the values back to
guarantee that the graphical display accurately reflects the memory contents.

1

To prevent overwriting the dedicated portions of flash memory, the application limits
the writable flash memory address range to 0x07FE0000 to 0x07FFFFFF (which
corresponds to the unused flash memory address range of 0x03FE0000 - 0x03FFFFFF
shown in

Figure 6–1 on page 6–2

and

Table A–1 on page A–1

).

The DDR3 Tab

The DDR3 tab allows you to read and write the DDR3 memory on your board.

Figure 6–5

shows the DDR3 tab.