Altera Audio Video Development Kit, Stratix IV GX Edition User Manual
Page 39
Chapter 6: Board Test System
6–17
Using the Board Test System
© November 2009 Altera Corporation
Audio Video Development Kit, Stratix IV GX Edition User Guide
■
Color bar test pattern
—Specifies the test pattern to output to the monitor. The
following choices are available:
■
Color bar
■
Red
■
Green
■
Blue
shows the color bar test pattern and corresponding color names and
RGB values.
■
Resolution
—Specifies the resolution to output to the monitor. The following
choices are available:
■
1080p
—1920 × 1080 progressive
■
720p
—1280 × 720 progressive
■
Start
—Initiates the test.
■
Stop
—Terminates the test.
■
Get EDID
—Reads the extended display information data (EDID) from the
monitor and displays the results.
SDI
Testing the SDI requires connecting a SMB loopback cable as shown in
Table 6–2. HDMI Color Bar Test Pattern
Color Bars
Color
RGB Values
White/Grey
180,180,180
Yellow
180,180,16
Cyan
16,180,180
Green
16,180,16
Magenta
180,16,180
Red
180,16,16
Blue
16,16,180
Black
16,16,16
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)