beautypg.com

5 schematics, bill of materials, and pcb layouts, 1 max78630+ppm ev board schematics, Schematics, bill of materials, and pcb layouts – Maxim Integrated MAX78630+PPM Evaluation Kit User Manual

Page 26: Max78630+ppm ev board schematics, Nout, Ct secondary inputs, Voltage inputs

background image

MAX78630+PPM Evaluation Kit User Manual

26

Rev 0

5 Schematics, Bill of Materials, and PCB Layouts

This section includes the schematics, bill of materials, and PCB layouts for the MAX78630+PPM EV board.

5.1 MAX78630+PPM EV Board Schematics

Figure 5: MAX78630+PPM EV Board Electrical Schematic (1 of 2)

V3P3

IF

C1/

DI

O9

DI

O15

DI

O14

GND

R11
0.004, 1%, 2.5W

2512P

V3P3A

J45

CON1

1

J46

CON1

1

J44

CON1

1

V3P3

Title

Size

Document Number

Rev

Date:

Sheet

of

MAX78630 TQFN32 Ev aluation Board

1

MAX78630TQFN32EVALV1

Maxim - Teridian Smart Grid Solutions

B

1

2

Friday , April 12, 2013

SCK

V3P3A

MOSI
MISO

IA

SSB

.

I2C Address Bits
SW2 determines
ADDR0 and ADDR1

CT secondary inputs

R14
750, 0.1%

0603

Nin

SW1

Warning

R15
750, 0.1%

0603

J13
CON2

SIP100P2

1
2

MT1

PCB Peg

AL

1/D

IO

0

Nout

SDO

GND

J15

CON3

1

2

3

Jumper J15
Pos 1-2: 3I
Pos 2-3: 2I + Shunt on Neutral

SPCK/ADDR0

SPCK

C11
1000pF

0603

SP

CK/

AD

DR0

/DI

O1

J11
CON3

1
2
3

SSB

J39

Block2

5.08 mm/2

1
2

SDI/RX/SDAI

SDI

V3P3A

R13
4.99, 1%

1210

SDO/TX/SDAO

Insert Burden Resistor
(Close Jumper f or CT)

SD

I/R

X/

SDA

I/D

IO

2

V3P3A

SSB/DIR/SCL

V3P3A

SD

O/T

X/

SDA

O/D

IO

3

J7
CON18

SIP100P18

1

2

3

4

5

6

7

8

9

1

0

1

1

1

2

1

3

1

4

1

5

1

6

1

7

1

8

IB

V3P3A

R18
750, 0.1%

0603

R17
750, 0.1%

0603

AL3/ADDR1

J19
CON2

SIP100P2

1
2

C14
1000pF

0603

J40

Block2

5.08 mm/2

1
2

R16
4.99, 1%

1210

Insert Burden Resistor
(Close Jumper f or CT)

C12
0.1uF

0603

Optional RC f or Rogowski Coils
(Close Jumper f or CT)

J20
CON2

SIP100P2

1

2

C13
0.047uF

0603

R20
750, 0.1%

0603

IC

V3P3A

R22
750, 0.1%

0603

C17
1000pF

0603

J42
CON2

SIP100P2

1
2

AL

2/D

IO

4

J41

Block2

5.08 mm/2

1
2

R19
4.99, 1%

1210

Insert Burden Resistor
(Close Jumper f or CT)

C15
0.1uF

0603

Optional RC f or Rogowski Coils
(Close Jumper f or CT)

J43
CON2

SIP100P2

1

2

C16
0.047uF

0603

IFC0

R3
10K

0603

C40
0.1uF

0603

SS

B/D

IR

/SC

L/I

FC

1/D

IO

5

C9
0.1uF

0603

GND

C39
0.1uF

0603

U1
MAX78630-32

QFN32L

V

3P

3

A

2

4

DIO9

22

AV1

25

XOUT

13

G

NDA

1

AV2

26

DIO6

6

AI2

30

AI3

31

XIN

12

AI1

29

DIO5

8

DIO3

16

DIO4

9

DIO10

21

RESETB

23

DIO2

17

RES2

32

DIO7

4

DIO8

3

G

NDD

1

4

DIO0

20

DIO1

18

V

3P

3

D

1

1

AV3

27

RES1

28

G

NDD

1

5

DIO11

19

DIO12

10

DIO13

7

DIO14

5

DIO15

2

LOGO4

DNP

1

MAXIM

VB

R9

1M, 0.1%

R8
1M, 0.1%

J3

CON4

1
2
3
4

C4
1000pF

0603

R7
750, 0.1%

0603

C3
0.1uF

0603

V3P3A

R4
750, 0.1%

0603

C2
1000pF

0603

R10
750, 0.1%

0603

C6
1000pF

0603

C5
0.1uF

0603

V3P3A

VC

V3P3A

R1
1M, 0.1%

R6
1M, 0.1%

R2
1M, 0.1%

R5

1M, 0.1%

J1

CON4

1
2
3
4

AL

3/A

DD

R0/

DIO

6

Jumper
Pos 1-2: 2V Delta (VB is ref erence)
Pos 2-3: 3V Wy e/Delta

J2

CON4

1
2
3
4

J6
CON1

1

C1
0.1uF

0603

J8
CON1

1

R38
10K

0603

VA

J10
CON1

1

J9
CON1

1

GND

AL1

V3P3

R77
1K

R79

1K

R80
1K

GND

V3P3

SW4
SW DIP-2

R33
10K

0603

R21
0

0603

R78

1K

SPI 0x
UART 10
I2C 11

C18

18pF

0603

Y 1

20.00MHz

1

2

C19
18pF

0603

SW5
SW DIP-2

R39
10K

0603

The state of SW4 at power-up
determines the communications
method used. SW4 can be set to
1s after power-up to free up the
GPIO lines

COMMUNICATIONS
MODE

R36
10K

0603

Optional RC f or Rogowski Coils
(Close Jumper f or CT)

GND

AL

4/D

IO

7

V3P3

AL2

IF

C0/

DI

O8

AL4

C38
0.1uF

0603

Test points Currents

GND

IFC1
AL5

Voltage inputs

AL

5/D

IO

10

MT2

PCB Peg

Test points Voltages

SGNV1

GND

GND

MT3

PCB Peg

MT4

PCB Peg

DIO connector

R12
750, 0.1%

0603

C8
1000pF

0603

C7
0.1uF

0603

SGNV2

SG

NV1

/D

IO1

1

J14
CON2

SIP100P2

1

2

SGNV3

C10
0.047uF

0603

SG

NV2

/D

IO1

2

J4
CON4

1
2
3
4

LOGO1

DNP

1

SG

NV3

/D

IO1

3

6610 Reset

J5
CON4

1
2
3
4