Atec Agilent-E8267D - Manual (Page 26)

26
RF output Output impedance 50 Ω (nom)
Option 520 Precision APC-3.5 male or precision Type-N female
with Option 1ED
Options 532 and 544 Precision 2.4 mm male; plus 2.4(f) - 2.4(f) mm and
2.4(f) - 2.9(f) mm adaptors
ALC input Used for negative external detector leveling
Nominal input impedance 120 kΩ, damage level ±15 V.
LF output Outputs the internally generated LF source. Nominal output
impedance 50 Ω.
External input 1 Drives either AM, FM, or ΦM. Nominal input impedance 50
or 600 Ω, damage levels are 5 V
rms
and 10 V
peak
.
External input 2 Drives either AM, FM, or ΦM. Nominal input impedance 50
or 600 Ω, damage levels are 5 V
rms
and 10 V
peak
.
Pulse/trigger gate input Accepts input signal for external fast pulse modulation.
Also accepts external trigger pulse input for internal pulse
modulation. Nominal impedance 50 Ω. Damage levels are
5 V
rms
and 10 V
peak .
Pulse video out Outputs a signal that follows the RF output in all pulse modes.
TTL-level compatible, nominal source impedance 50 Ω.
Pulse sync out Outputs a synchronizing pulse, nominally 50 ns width,
during internal and triggered pulse modulation. TTL-level
compatible, nominal source impedance 50 Ω.
Data clock input Accepts a data clock signal to synchronize serial data for
use with internal baseband generator (Option 602).
Maximum rate 50 MHz. Damage levels are > +5.5 V and < –0.5 V.
Data input Accepts serial data for use with internal baseband generator
(Option 602). Maximum rate 50 Mb/s. Data must be valid on
the falling edges of data clock (normal mode) or the symbol
sync (symbol mode). Damage levels are > +5.5 V and < –0.5 V.
I input Accepts an "I" input either for I/Q modulation or for
wideband AM. Nominal input impedance 50 or 600 Ω.
Damage levels are 1 V
rms
and 5 V
peak
.
Q input Accepts a "Q" input for I/Q modulation. Nominal input
impedance 50 or 600 Ω. Damage levels are 1 V rms and 5 V peak .
Symbol sync input Accepts symbol sync signal for use with internal baseband
generator (Option 602). Symbol sync might occur once per
symbol or be a single, one bit wide pulse to synchronize
the first bit of the first symbol. Maximum rate 50 MHz.
Damage levels are > +5.5 V and < –0.5 V.
Input/Output Descriptions
Front panel connectors
(All connectors are BNC female unless
otherwise noted.)
1
1. Digital inputs and outputs are 3.3 V CMOS unless indicated otherwise. Inputs will accept 5 V CMOS, 3 V CMOS or TTL voltage levels.