beautypg.com

South bridge configuration – Foxconn ELA User Manual

Page 34

background image

3

27

sociate addresses with those storage cells.
Of course, that only works if you're using a 64-bit (or 32bit physical address extension (PAE)
enabled) OS that can deal with physical addresses larger than 32 bits.
Once this option is enabled, BIOS will display the true size of memory installed.

► DRAM Frequency

This item is used to adjust the memory speed. Select [Auto] for SPD enable mode.You can
select a value manually such as[533 MHz], [667 MHz], [800 MHz],[1067 MHz] and [1333MHz].

► DRAM Timing Selectable

This item is used to enable/disable provision of DRAM timing by SPD device. The Serial
Presence Detect (SPD) device is a small EEPROM chip, mounted on a memory module. It
contains important information about the module's speed, size, addressing mode and various
other parameters, so that the motherboard memory controller (chipset) can better access the
memory device.

► PEG Port

This item is used to enable/disable PCI Express graphics port.

South Bridge Configuration

► SMBUS Controller

The System Management Bus is a specific implementation of an I2C bus. The SMBus speci-
fication describes the data protocols, device addresses, and electrical requirements that are
superimposed on the I2C bus specification. The SMBus is used to physically transport com-
mands and information between the Smart Battery, SMBus Host, Smart Battery Charger, and
other SMBus Devices. This item is used to enable/disable System Mangement Bus controller.

► SLP_S4# Min. Assertion Width

SLP_S4# is a signal for power plane control. This signal shuts off power to all non-critical
systems when in the S4 (Suspend to Disk) or S5 (Soft Off) state.
This setting indicates the minimum assertion width of the SLP_S4# signal to ensure that the
DRAMs have been safely power-cycled. Setting values are: [4 to 5 seconds], [3 to 4 seconds],
[2 to 3 seconds], [1 to 2 seconds].

CMOS Setup Utility - Copyright (C) 1985-2005, American Megatrends, Inc.

South Bridge Configuration

South Bridge Chipset Configuration

Help Item

SMBUS Controller

[Enabled]

SLP_S4# Min. Assertion Width [4 to 5 seconds]

Enabled

Disabled

↑↓←→:Move Enter:Select +/-/:Value F10:Save ESC:Exit F1:General Help

F9:Optimized Defaults

[Enabled]

Options