beautypg.com

Table 5-2, Clock structure – Artesyn COMX-P40x0 ENP2 Installation and Use (August 2014) User Manual

Page 80

background image

Clock Structure

COMX-P40x0 ENP2 Installation and Use (6806800R95B)

80

Bank1_SEL_FS0=1, 125MHz

Bank2_SEL_S1=1, 125MHz

*Default:100MHz

*Default:125MHz

Table 5-2 Configuration of the frequency of SERDES reference clock by GPIO

SERDES bank 1 reference clock

SERDES bank 2 reference clock

CPU_GPIO23=0, 100MHz

CPU_GPIO24=0, 100MHz

CPU_GPIO23=1, 125MHz

CPU_GPIO24=1, 125MHz

Default:100MHz

Default:125MHz

Table 5-1 Configuration of the frequency of SERDES reference clock by carrier (continued)

SERDES bank 1 reference clock select (pin B97
on COME)

SERDES bank 2/3 reference clock select (pin B98
on COME)

See also other documents in the category Artesyn Equipment: