Altera Viterbi Compiler User Manual
Page 9

Parameters
Device
ALMs
fMAX
(MHz)
Memory
Registers
softbits
L
Optimiz
ation
Best
State
Finder
M10K
M20K
Primary Seconda
ry
5
3
—
On
Cyclone
V
397
188
5
--
484
81
5
3
—
On
Stratix V 396
406
--
5
482
92
7
3
—
On
Arria V 424
219
5
--
518
82
7
3
—
On
Cyclone
V
424
185
5
--
519
76
7
3
—
On
Stratix V 424
408
--
5
517
69
7
3
—
Off
Arria V 424
219
5
--
518
82
7
3
—
Off
Cyclone
V
424
185
5
--
519
76
7
3
—
Off
Stratix V 424
408
--
5
517
69
7
4
—
Off
Arria V 424
219
5
--
518
82
7
4
—
Off
Cyclone
V
424
185
5
--
519
76
7
4
—
Off
Stratix V 424
408
--
5
517
69
3
7
Continu
ous
Off
Arria 10 1,180
365
--
5
829
178
3
7
Continu
ous
Off
Arria V 1,222
187
9
--
1,137
250
3
7
Continu
ous
Off
Cyclone
V
1,223
157
9
--
1,137
187
3
7
Continu
ous
Off
Stratix V 1,220
325
--
5
1,137
168
1-6
Viterbi IP Core Performance and Resource Utilization
UG-VITERBI
2014.12.15
Altera Corporation
About the Viterbi IP Core
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)