Parameters – Altera Remote Update IP Core User Manual
Page 34

Name
Port
Required
?
Description
asmi_rden
Output
No
Read enable signal to
altasmi_parallel
component.
Available when the
check_app_pof
parameter is
set to TRUE. This pin enables the read operation
on the ALTASMI_PARALLEL IP core.
Wire this pin to the
asmi_rden
input port of the
ALTASMI_PARALLEL IP core.
Parameters
For Cyclone IV devices, mapping to each parameter type and corresponding parameter bit width is
defined as follow:
Table 13: Mapping to Each Parameter Type and Corresponding Parameter Bit Width
Bit
Parameter
Width
Comments
000
Master State Machine
Current State Mode (Read
Only)
2
00—Factory mode.
01—Application mode.
11—Application mode with the master state machine
user watchdog timer enabled.
001
Force early CONF_DONE
(cd_early) check
1
—
010
Watchdog Timeout Value
12
Width of 12 when writing.
The 12 bits for writing are the upper 12 bits of the 29-
bit Watchdog Timeout Value
29
Width of 29 when reading.
011
Watchdog Enable
1
—
34
Parameters
UG-31005
2015.04.07
Altera Corporation
Altera Remote Update IP Core User Guide
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)