Texas Instruments TMS320DM644x - Manual (Page 35)

www.ti.com
Registers
Figure 33. GPIO Bank 4 Interrupt Status Register (INTSTAT4)
31 16
Reserved
R-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
Reserved STAT70 STAT69 STAT68 STAT67 STAT66 STAT65 STAT64
R-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0 R/W1C-0
LEGEND: R/W = Read/Write; R = Read only; W1C = Write 1 to clear bit (writing 0 has no effect); -n = value after reset
Table 16. GPIO Interrupt Status Register (INTSTATn) Field Descriptions
Bit Field Value Description
31-16 STATn Interrupt status of GPIO pin n. The STATn bit is used to monitor pending GPIO interrupts on pin n of
GPIO bank 2I + 1. This bit field returns the status of GPIO pins on GPIO banks 1 and 3. Write a 1 to the
STATn bit to clear the STATn bit; a write of 0 has no effect.
0 No pending interrupt on GPIO pin n.
1 Pending interrupt on GPIO pin n.
15-0 STATn Interrupt status of GPIO pin n. The STATn bit is used to monitor pending GPIO interrupts on pin n of
GPIO bank 2I. This bit field returns the status of GPIO pins on GPIO banks 0, 2, and 4. Write a 1 to the
STATn bit to clear the STATn bit; a write of 0 has no effect.
0 No pending interrupt on GPIO pin n.
1 Pending interrupt on GPIO pin n.
SPRUE25 – December 2005 General-Purpose Input/Output (GPIO) 35