National Instruments PXI NI 5401 User Manual
Page 59
Index
©
National Instruments Corporation
I-3
phase-locked loops and board
synchronization, 2-11 to 2-12
pin assignments (figure)
Pattern Out connector, 1-5
SHC50-68 50-pin cable connector, 1-7
PLL Ref connector, 1-4
power-up and reset conditions, 1-16
pre-attenuation offset, 2-11
problem-solving and diagnostic resources,
online, D-1
R
reset conditions, 1-16
RTSI trigger specifications, A-3
RTSI/PXI trigger lines, 2-14 to 2-15
S
SHC50-68 50-pin cable connector, 1-6 to 1-7
pin assignments (figure), 1-7
signals, 1-6
sine spectral purity, A-2
single trigger mode, 2-5 to 2-6
soft front panels. See VirtualBench software.
software options, 1-8 to 1-10
ComponentWorks, 1-10
LabVIEW, 1-9 to 1-10
LabWindows/CVI, 1-10
NI-FGEN instrument driver, 1-9
VirtualBench, 1-8
VirtualBench-FG, 1-8
Waveform Editor, 1-9
software-related resources, D-2
specifications, A-1 to A-4
analog output, A-1
bus interface, A-3
external clock reference input, A-4
filter characteristics, A-2
internal clock, A-4
mechanical, A-4
operational modes, A-3
sine spectral purity, A-2
SYNC out, A-4
timing I/O, A-3
triggers, A-3
voltage output, A-1 to A-2
waveform, A-3
staging list, 2-3
stepped trigger mode, 2-7
SYNC connector, 1-3 to 1-4
SYNC output
description, 2-9
duty cycle, 2-9
specifications, A-4
T
technical support resources, D-1 to D-2
time, in direct digital synthesis, 2-4
timing I/O specifications, A-3
trigger specifications, A-3
digital trigger, A-3
RTSI, A-3
triggering, 2-4 to 2-7
continuous trigger mode, 2-6
single trigger mode, 2-5 to 2-6
stepped trigger mode, 2-7
trigger sources, 2-4 to 2-5
V
VirtualBench software
description, 1-8
generating multiple frequencies in
sequence, 1-13 to 1-14
generating standard functions, 1-11 to
1-13
VirtualBench-FG software
description, 1-8
Frequency List Editor, 1-14
General Settings dialog box (figure), 1-12