beautypg.com

Maxim Integrated DS33R11 User Manual

Page 298

background image

DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver

298 of 344

Register Name:

TR.NOE1

Register Description:

Number-of-Errors 1

Register Address:

ECh


Bit

# 7 6 5 4 3 2 1 0

Name

C7 C6 C5 C4 C3 C2 C1 C0

Default

0 0 0 0 0 0 0 0


Bits 0 – 7: Number-of-Errors Counter Bits 0 to 7 (C0 to C7). Bit C0 is the LSB of the 10-bit counter.


Register Name:

TR.NOE2

Register Description:

Number-of-Errors 2

Register Address:

EDh


Bit

# 7 6 5 4 3 2 1 0

Name

— — — — — — C9 C8

Default

0 0 0 0 0 0 0 0


Bits 0 – 1: Number-of-Errors Counter Bits 8 to 9 (C8 to C9). Bit C9 is the MSB of the 10-bit counter.