Altera Stratix II GX EP2SGX90 Transceiver Signal Integrity Development Board User Manual
Page 30

2–20
Reference Manual
Altera Corporation
Stratix II GX EP2SGX90 Transceiver Signal Integrity Development Board
May 2006
Interfaces
Table 2–12
lists the 7-segment display pinouts.
shows the board image and name of each segment.
Figure 2–12. Segment Names for the Dual 7-Segment Displays
Table 2–12. 7-Segment Display Pin-Outs
Board Reference D9
Board Reference D10
Segment
Display Name
Schematic
Signal Name
Stratix II GX
Pin Name
Segment
Display Name
Schematic
Signal Name
Stratix II GX
Pin Name
A
DIG_1_A
W31
A
DIG_2_A
Y32
B
DIG_1_B
W30
B
DIG_2_B
Y31
C
DIG_1_C
V23
C
DIG_2_C
W28
D
DIG_1_D
W23
D
DIG_2_D
Y29
E
DIG_1_E
W33
E
DIG_2_E
Y34
F
DIG_1_F
W32
F
DIG_2_F
Y33
G
DIG_1_G
Y24
G
DIG_2_G
Y28
DP
DIG_1_DP
Y23
DP
DIG_2_DP
Y27
D P
G
D
A
C
E
B
F
D9
D P
G
D
A
C
E
B
F
D10
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)