Leds (d1 through d8), Leds (d1 through d8) -18 – Altera Stratix II GX EP2SGX90 Transceiver Signal Integrity Development Board User Manual
Page 28

2–18
Reference Manual
Altera Corporation
Stratix II GX EP2SGX90 Transceiver Signal Integrity Development Board
May 2006
Interfaces
LEDs (D1 Through D8)
The board provides eight user-defined LEDs. D1 through D8 are
connected to general purpose I/O pins on the Stratix II GX EPS2GX90
device. When the EP2SGX90 device drives logic 0, the corresponding LED
illuminates.
lists the schematic signal name and the
corresponding Stratix II GX device’s pin number.
shows a board image of the user-defined LEDs.
Figure 2–10. User-Defined LEDs
Table 2–11. User-Defined LED Pin-Out
Board
Reference
Schematic Signal Name
Stratix II GX (U20)
Pin Number
D1
USER_LED0
AE33
D2
USER_LED1
AE32
D3
USER_LED2
AD26
D4
USER_LED3
AD25
D5
USER_LED4
AD34
D6
USER_LED5
AE34
D7
USER_LED6
AC29
D8
USER_LED7
AC28
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)