Table 2–12 – Altera Nios Development Board Stratix II Edition User Manual
Page 32

2–22
Reference Manual
Altera Corporation
Nios Development Board Stratix II Edition
May 2007
Board Components
Table 2–12. PROTO2 Pin Table
FPGA Pin
PROTO2 Pin
Connector
Board Net Name
J16
U3 pin 57
1
J16
proto2_RESET_n
T2
3
J16
proto2_io0
T3
4
J16
proto2_io1
U1
5
J16
proto2_io2
U2
6
J16
proto2_io3
V1
7
J16
proto2_io4
V2
8
J16
proto2_io5
W1
9
J16
proto2_io6
W2
10
J16
proto2_io7
Y1
11
J16
proto2_io8
Y2
12
J16
proto2_io9
AA1
13
J16
proto2_io10
AA2
14
J16
proto2_io11
AB1
15
J16
proto2_io12
AB2
16
J16
proto2_io13
W3
17
J16
proto2_io14
W4
18
J16
proto2_io15
Y3
21
J16
proto2_io16
Y4
23
J16
proto2_io17
AA3
25
J16
proto2_io18
AA4
27
J16
proto2_io19
AB3
28
J16
proto2_io20
AB4
29
J16
proto2_io21
AC2
31
J16
proto2_io22
AC3
32
J16
proto2_io23
AD1
33
J16
proto2_io24
AD2
35
J16
proto2_io25
Y7
36
J16
proto2_io26
W9
37
J16
proto2_io27
Y10
38
J16
proto2_cardsel_n
W10
39
J16
proto2_io28
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)