Table 2–11 – Altera Nios Development Board Stratix II Edition User Manual
Page 29

Altera Corporation
Reference Manual
2–19
May 2007
Nios Development Board Stratix II Edition
Board Components
.
Table 2–11. PROTO1 Pin Table
FPGA Pin
PROTO1 Pin
Connector
Board Net Name
J11
U3 pin 56
1
J11
proto1_RESET_n
C1
3
J11
proto1_io0
C2
4
J11
proto1_io1
D2
5
J11
proto1_io2
D3
6
J11
proto1_io3
E1
7
J11
proto1_io4
E2
8
J11
proto1_io5
E3
9
J11
proto1_io6
E4
10
J11
proto1_io7
F1
11
J11
proto1_io8
F2
12
J11
proto1_io9
F3
13
J11
proto1_io10
F4
14
J11
proto1_io11
G3
15
J11
proto1_io12
G4
16
J11
proto1_io13
H3
17
J11
proto1_io14
H4
18
J11
proto1_io15
J3
21
J11
proto1_io16
J4
23
J11
proto1_io17
G1
25
J11
proto1_io18
G2
27
J11
proto1_io19
H1
28
J11
proto1_io20
H2
29
J11
proto1_io21
K3
31
J11
proto1_io22
K4
32
J11
proto1_io23
J1
33
J11
proto1_io24
J2
35
J11
proto1_io25
K1
36
J11
proto1_io26
KK2
37
J11
proto1_io27
J8
38
J11
proto1_cardsel_n
L2
39
J11
proto1_io28
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)