Altera LCD Multimedia HSMC User Manual
Page 26

Altera Corporation
2–18
August 2008
LCD Multimedia HSMC
Board Components and Interfaces
shows the pinout of SD Card Socket with HSMC connector.
shows the SD Card interface schematic.
Figure 2–10. SD Card Interface Schematic
Table 2–11. SD Card Pinout with HSMC Connector
HSMC Connector
MAX II
SD Card
Signal Name
Pin
No.
HSMC
Connector
Side Pin
Device
Side Pin
Signal Name
Pin
No.
Description
HC_SD_DAT3
53
U11-2
(
U11-13
)
SD_DAT3
1
SD 1-bit Mode: Card Detect;
SPI Mode: Chip Select
(Active Low)
HC_SD_CMD
44
U11-3
(
U11-12
)
SD_CMD
2
SD 1-bit Mode: Command
Line; SPI Mode: Data In
HC_SD_CLK
101
J16
P1
SD_CLK
5
Clock
HC_SD_DAT
48
U11-4
(
U11-11
)
SD_DAT
7
SD 1-bit Mode: Data Line;
SPI Mode: Data Out
Notes:
(1)
These signals do not go through the MAX II chip. They pass through the MAX3378 level translator chip, U11.
SD_DAT
SD_DAT3
SD_CMD
SD_CLK
VCC33
VCC33
VCC33
VCC33
SW0
SW1
VSS
DAT3
VCC
DAT1
DAT2
VSS
DAT0
CLK
CMD
J4
SD Card Socket
SW0
SW1
VSS
DAT3
VCC
DAT1
DAT2
VSS
DAT0
CLK
CMD
J4
SD Card Socket
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R42
4.7K
R42
4.7K
R39
4.7K
R39
4.7K
R38
4.7K
R38
4.7K
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)