Altera LCD Multimedia HSMC User Manual
Page 24
Altera Corporation
2–16
August 2008
LCD Multimedia HSMC
Board Components and Interfaces
shows the pinout of Audio Codec with HSMC connector
.
Table 2–10. Audio Codec Pinout with HSMC Connector
HSMC Connector
MAX II
Audio Codec
Signal Name
Pin
No.
HSMC
Connector
Side Pin
Device
Side Pin
Signal Name
Pin
No.
Description
HC_AUD_BCLK
113
G17
U13
AUD_BCLK
7
Audio CODEC Bit-Stream
Clock
HC_AUD_XCK
39
T16
U14
AUD_XCK
1
Audio CODEC Chip Clock
HC_AUD_DACDAT
109
H17
V13
AUD_DACDAT
8
Audio CODEC DAC Data
HC_AUD_DACLRCK
107
H18
T13
AUD_DACLRCK
9
Audio CODEC DAC LR Clock
HC_AUD_ADCDAT
40
R15
T12
AUD_ADCDAT
10
Audio CODEC ADC Data
HC_AUD_ADCLRCK
103
H16
V12
AUD_ADCLRCK
11
Audio CODEC ADC LR Clock
HC_I2C_SDAT
33
U10-2
(
U10-13
)
I2C_SDAT
27
I2C Data
HC_I2C_SCLK
34
P15
U11
I2C_SCLK
28
I2C Clock
Note:
(1)
These signals do not go through the MAX II chip. They pass through the MAX3378 level translator chip, U10.
(2)
Default, the audio chip is configured as a SLAVE mode.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)