Demo application gui tutorial, Demo application gui tutorial -10 – Altera Transceiver SI User Manual
Page 19
Altera Corporation
Getting Started User Guide
2–11
June 2006
Transceiver Signal Integrity Development Kit, Stratix II GX Edition
Getting Started
Table 2–4
lists the allowed input clock frequency range for the various
GUI channels.
Demo Application GUI Tutorial
The demo application’s GUI provides an easy-to-use control panel where
you can select various transceiver settings and observe the results. This
feature allows you to customize your board design by choosing
transceiver settings from the following categories (see
):
■
Analog
■
Communication cable
■
Data patterns
■
Serial loopback
■
Resets
■
Clock recovery unit (CRU)
■
Link control
To execute the demo application’s GUI, double-click the
StratixIIGX_GUI.exe
file, which is available on the Transceiver SI
Development Kit, Stratix II GX Edition CD-ROM.
Table 2–4. Input Clock Frequency Range for GUI Channels
GUI Channel
Number
Data Rate Range
Clock Frequency Range
Ch0, Ch5
6.375 Gbps – 3.126 Gbps
159.375 MHz – 78.15 MHz
Ch1..Ch4
3.125 Gbps – 622 Mbps
156.25 MHz – 62 MHz
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)