Using a heat sink, Θja bottom θjc θsa – Altera PowerPlay Early Power Estimator User Manual
Page 21

Figure 3-8: Total Power
Using a Heat Sink
When you use a heat sink, the major paths of power dissipation are from the device through the case,
thermal interface material, and heat sink. There is also a path of power dissipation through the board. The
path through the board has less impact than the path to air.
Figure 3-9: Thermal Representation with a Heat Sink
Heat Sink
Case
Device
Board
Thermal interface material
θJA BOTTOM
θJC
θSA
Thermal Representation with Heat Sink
θCS
In the model used in the PowerPlay EPE spreadsheet, power is dissipated through the board or through
the case and heat sink. The junction-to-board thermal resistance (θ
JA BOTTOM
) refers to the thermal
resistance of the path through the board. Junction-to-ambient thermal resistance (θ
JA TOP
) refers to the
thermal resistance of the path through the case, thermal interface material, and heat sink.
UG-01070
2015.01.20
Using a Heat Sink
3-11
PowerPlay Early Power Estimator Worksheets
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)