Altera RAM-Based Shift Register User Manual
Page 23
Chapter 3: Specifications
3–3
Ports and Parameters for the ALTSHIFT_TAPS Megafunction
May 2013
Altera Corporation
RAM-Based Shift Register (ALTSHIFT_TAPS) Megafunction User Guide
shows the ALTSHIFT_TAPS megafunction parameters.
Table 3–3. Shift Register (RAM-based) MegaWizard Plug_In Parameters
Name
Type
Required
Description
NUMBER_OF_TAPS
Integer
Yes
Specifies the number of regularly spaced taps along the shift register.
TAP_DISTANCE
Integer
Yes
Specifies the distance between the regularly spaced taps in clock cycles.
This number translates to the number of RAM words that will be used.
TAP_DISTANCE
must be at least 3.
WIDTH
Integer
Yes
Specifies the width of the input pattern.
POWER_UP_STATE
String
No
Specifies the shift register contents at power-up. Values are CLEARED and
DONT_CARE
. If omitted, the default is CLEARED.
Value
Description
CLEARED
Zero content. For Stratix and
Stratix II device families, you must
use M512 or M4K RAM blocks.
DONT_CARE
Unknown contents. M-RAM blocks
can be used with this setting.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)