Overview, Creating a flash- programmable pof file – Altera Cyclone III FPGA Starter Kit User Manual
Page 27
![background image](https://www.manualsdir.com/files/763634/content/doc027.png)
Altera Corporation
A–1
July 2010
Cyclone III FPGA Starter Kit User Guide
Appendix A. Programming the
Configuration Flash Device
Overview
The Intel
®
P30 flash device uses active parallel flash configuration to
configure the Cyclone
®
III device on power up. The Cyclone III Starter
Board has a factory default configuration programmed into the P30 flash;
however, after developing your own project, you may want to replace this
factory default configuration with your own. This appendix describes
how to reprogram the Intel P30 flash device.
Creating a
Flash-
Programmable
POF File
After a Quartus II compilation, a Programmer Object File (.pof) is created.
Before you can program this file into the Intel P30 flash device on the
Cyclone III development board, you must modify the .pof by performing
the following steps:
1.
Choose Convert Programming File from the File menu. The
Convert Programming Files
window opens (refer to
Figure A–1. Convert Programming Files Window
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)