Output ports, Altufm_spi ports, Input ports – Altera User Flash Memory User Manual
Page 30

Output Ports
Table 23: ALTUFM_PARALLEL Output Ports
Comments
Description
Required
Port Name
(1)
Data output.
Yes
data_valid
(1)
Busy signal.
Yes
nbusy
Output port [WIDTH_
DATA-1..0] wide.
(1)
Data bus output.
Yes
do[]
Note to Table 3–6:
1. This port is used with the parallel interface protocol only.
ALTUFM_SPI Ports
Input Ports
Table 24: ALTUFM_SPI Input Ports
Comments
Description
Required
Port Name
(1)
Device select input.
Yes
ncs
(1)
Serial data clock.
Yes
sck
(1)
Serial data input.
Yes
si
Note to Table 3–7:
1. This port is used with the SPI interface protocol only.
Output Ports
Table 25: ALTUFM_SPI Output Ports
Comments
Description
Required
Port Name
The si port is used with
the SPI interface
protocol only.
Serial bus output.
Yes
so
Altera User Flash Memory (ALTUFM) IP Core User Guide
Altera Corporation
UG-040105
Output Ports
30
2014.08.18
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)