Using and accessing ufm storage, Ufm operating modes – Altera User Flash Memory User Manual
Page 23
Table 19: Memory Organization
Address Range
Sector
1FFh
100h
1
0FFh
000h
0
Using and Accessing UFM Storage
Use the UFM to store data of different memory sizes and data widths. The UFM storage width is 16 bits,
however, you can implement different data widths or a serial interface using the ALTUFM IP core.
Table 20: Data Widths for Logic Array Interfaces
Interface Type
Data Width (Bits)
Logic Array Interface
Serial
8 or 16
SPI
Parallel
Options of 3 to 16
Parallel
Serial
8
I2C
Serial
16
None
Figure 7: MAX II UFM Block Diagram and Interface Signals Block Diagram
OSC
4
Program
Erase
Control
UFM Sector 1
UFM Sector 0
:_
Address
Register
PROGRAM
ERASE
OSC_ENA
RTP_BUSY
BUSY
OSC
Data Register
UFM Block
DRDin
DRDout
ARCLK
ARSHFT
ARDin
DRCLK
DRSHFT
16
16
9
UFM Operating Modes
There are three UFM block modes:
• Read/stream read
• Program (write)
Altera Corporation
Altera User Flash Memory (ALTUFM) IP Core User Guide
23
Using and Accessing UFM Storage
UG-040105
2014.08.18
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)