Low-level programming – ADLINK ACL-6128A User Manual
Page 27

Low-Level Programming
• 19
3
Low-Level Programming
This chapter describes low-level programming of the ACL-6128A and details
the register format and control procedures. To write applications based on
primitive I/O functions (inportb and outportb) instead of using the ACL-6128A
library, be careful to fully understand the register structure.
3.1 I/O Port Address Map
The ACL-6128A requires only 4 consecutive addresses in the PC I/O address
space. The following table (Table 3.1) shows the location of each register and
driver relative to the base address.
Location Write
Read
Base + 0
CH1 High Byte Data
Not Used
Base + 1
CH1 Low Byte Data
Not Used
Base + 2
CH2 High Byte Data
Not Used
Base + 3
CH2 Low Byte Data
Not Used
Table 3.1 I/O Register Map
- USB-1901 (84 pages)
- USB-1210 (54 pages)
- USB-2401 (60 pages)
- USB-7230 (50 pages)
- USB-2405 (56 pages)
- DAQe-2010 (92 pages)
- DAQe-2204 (100 pages)
- DAQe-2213 (94 pages)
- DAQe-2501 (74 pages)
- PXI-2010 (84 pages)
- PXI-2020 (60 pages)
- PXI-2501 (62 pages)
- cPCI-9116 (98 pages)
- ACL-8112 Series (92 pages)
- ACL-8112 Series (93 pages)
- ACL-8112 Series (94 pages)
- ACL-8216 (75 pages)
- ACL-8111 (61 pages)
- PCM-9112+ (10 pages)
- PCM-9112+ (94 pages)
- cPCI-6216V (47 pages)
- ACL-6126 (28 pages)
- PCM-6308V+ (52 pages)
- PCM-6308V+ (4 pages)
- PCI-7444 (82 pages)
- PCI-7434 (48 pages)
- PCI-7234 (56 pages)
- PCI-7260 (66 pages)
- PCI-7258 (38 pages)
- PCI-7256 (48 pages)
- PCI-7250 (48 pages)
- LPCI-7250 (48 pages)
- PCI-7396 (65 pages)
- PCI-7296 (59 pages)
- PCI-8554 (67 pages)
- PCIe-7360 (94 pages)
- PCIe-7350 (86 pages)
- PCIe-7300A (114 pages)
- PCIe-7200 (51 pages)
- PCI-7300A (112 pages)
- PCI-7300A (83 pages)
- PCI-7200 (96 pages)
- cPCI-7300 (82 pages)
- cPCI-7300 (83 pages)