Achronix Speedster22i Memory PHY - Manual (Page 6)

6 UG043, April 26, 2014
Core Fabric
W
N
I
O
C
lu
s
te
r
W
N
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
W
C
I
O
C
lu
s
te
r
W
C
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
W
S
I
O
C
lu
s
te
r
W
S
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
E
N
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
E
C
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
E
S
H
a
rd
D
D
R
3
C
o
n
tr
o
lle
r
E
N
I
O
C
lu
s
te
r
E
C
I
O
C
lu
s
te
r
E
S
I
O
C
lu
s
te
r
Figure 3: Speedster22iHD IO Cluster Organization
The next sections will discuss the actual PHY implementation for the different memory
interfaces in more detail.