beautypg.com

5 advanced chipset features, Figure 3.4: advanced chipset features screen, 1 dram timing selectable – Advantech PCE-5120 User Manual

Page 52: 2 cas latency time, Advanced chipset features, Dram timing selectable, Cas latency time

background image

PCE-5120 User Manual

36

3.5 Advanced Chipset Features

By choosing the “Advanced Chipset Features” option from the “Initial
Setup Screen” menu, the screen below will be displayed. This sample
screen contains the manufacturer’s default values for the PCE-5120, as
shown in Figure 3-4:

Figure 3.4: Advanced chipset features screen

3.5.1 DRAM Timing Selectable

This item allows you to control the DRAM speed. The selections are
“Manual” or “By SPD”.

3.5.2 CAS Latency Time

When DRAM Timing Selectable is set to [Manual], this field is adjust-
able. This controls the CAS latency, which determines the time interval
between SDRAM starting a read command and receiving it. The options
are [3T], [4T], [5T], and [Auto].

Note:

DRAM default timings have been carefully cho-
sen and should ONLY be changed if data is
being lost. Please first contact technical sup-
port.