beautypg.com

2 on-chip single-access ram (saram) – Texas Instruments TMS3320C5515 User Manual

Page 18

background image

System Memory

www.ti.com

Table 1-2. DARAM Blocks (continued)

Memory Block

CPU Byte Address Range

DMA/USB Controller Byte Address Range

DARAM 6

00 C000h - 00 DFFFh

0001 C000h - 0001 DFFFh

DARAM 7

00 E000h - 00 FFFFh

0001 E000h - 0001 FFFFh

1.2.1.2

On-Chip Single-Access RAM (SARAM)

The SARAM is located at the CPU byte address range 01 0000h - 04FFFFh and is composed of 32 blocks
of 4K words each (see

Table 1-3

). Each SARAM block can perform one access per cycle (one read or one

write). SARAM can be accessed by the internal program, data, and DMA buses.

As shown in

Table 1-3

, the DMA controllers access SARAM at an address offset 0x0008_0000 from the

CPU memory byte address space.

Table 1-3. SARAM Blocks

DMA/USB Controller Byte Address

Memory Block

CPU Byte Address Range

Range

SARAM 0

01 0000h - 01 1FFFh

0009 0000h - 0009 1FFFh

SARAM 1

01 2000h - 01 3FFFh

0009 2000h - 0009 3FFFh

SARAM 2

01 4000h - 01 5FFFh

0009 4000h - 0009 5FFFh

SARAM 3

01 6000h - 01 7FFFh

0009 6000h - 0009 7FFFh

SARAM 4

01 8000h - 01 9FFFh

0009 8000h - 0009 9FFFh

SARAM 5

01 A000h - 01 BFFFh

0009 A000h - 0009 BFFFh

SARAM 6

01 C000h - 01 DFFFh

0009 C000h - 0009 DFFFh

SARAM 7

01 E000h - 01 FFFFh

0009 E000h - 0009 FFFFh

SARAM 8

02 0000h - 02 1FFFh

000A 0000h - 000A 1FFFh

SARAM 9

02 2000h - 02 3FFFh

000A 2000h - 000A 3FFFh

SARAM 10

02 4000h - 02 5FFFh

000A 4000h - 000A 5FFFh

SARAM 11

02 6000h - 02 7FFFh

000A 6000h - 000A 7FFFh

SARAM 12

02 8000h - 02 9FFFh

000A 8000h - 000A 9FFFh

SARAM 13

02 A000h - 02 BFFFh

000A A000h - 000A BFFFh

SARAM 14

02 C000h - 02 DFFFh

000A C000h - 000A DFFFh

SARAM 15

02 E000h - 02 FFFFh

000A E000h - 000A FFFFh

SARAM 16

03 0000h - 03 1FFFh

000B 0000h - 000B 1FFFh

SARAM 17

03 2000h - 03 3FFFh

000B 2000h - 000B 3FFFh

SARAM 18

03 4000h - 03 5FFFh

000B 4000h - 000B 5FFFh

SARAM 19

03 6000h - 03 7FFFh

000B 6000h - 000B 7FFFh

SARAM 20

03 8000h - 03 9FFFh

000B 8000h - 000B 9FFFh

SARAM 21

03 A000h - 03 BFFFh

000B A000h - 000B BFFFh

SARAM 22

03 C000h - 03 DFFFh

000B C000h - 000B DFFFh

SARAM 23

03 E000h - 03 FFFFh

000B E000h - 000B FFFFh

SARAM 24

04 0000h - 04 1FFFh

000C 0000h - 000C 1FFFh

SARAM 25

04 2000h - 04 3FFFh

000C 2000h - 000C 3FFFh

SARAM 26

04 4000h - 04 5FFFh

000C 4000h - 000C 5FFFh

SARAM 27

04 6000h - 04 7FFFh

000C 6000h - 000C 7FFFh

SARAM 28

04 8000h - 04 9FFFh

000C 8000h - 000C 9FFFh

SARAM 29

04 A000h - 04 BFFFh

000C A000h - 000C BFFFh

SARAM 30

04 C000h - 04 DFFFh

000C C000h - 000C DFFFh

SARAM 31

04 E000h - 04 FFFFh

000C E000h - 000C FFFFh

18

System Control

SPRUFX5A – October 2010 – Revised November 2010

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated