beautypg.com

5 ultra dma data in transfer (host stop timing), 6 ultra dma data in transfer (device end timing) – FUJITSU MCJ3230AP User Manual

Page 155

background image

4.7 Timing

C156-E205-01EN

4-83

4.7.5 Ultra DMA data in transfer (host stop timing)

DMARQ

DRMACK-

STOP

HDMARDY-

DSTROBE

DD(15:0)

tRP

tSR

tRSF

Figure 4.6 Ultra DMA data in transfer (host stop timing)

4.7.6 Ultra DMA data in transfer (device end timing)

DMARQ

DMACK-

STOP

HDMARDY

DSTROBE

DD(15:0)

DD(2:0)

CS0-, CS1-

tMLI

tLI

tLI

tLI

tSS

tACK

tACK

tIORDYZ

tACK

tACK

tDVH

tDVS

tZAH

tAZ

CRC

Figure 4.7 Ultra DMA data in transfer (device end timing)

See also other documents in the category FUJITSU Hardware: