Mains input, Dc link and pfc – Altera Multiaxis Motor Control Board User Manual
Page 6
![background image](https://www.manualsdir.com/files/763823/content/doc006.png)
Page 6
Functional Description
Multiaxis Motor Control Board
February 2014
Altera Corporation
Mains Input
The Multiaxis Motor Control Board filters the mains input (
Figure 3
) and then splits to
the DC link and the 22-V power supply. Both power supplies incorporate PFC. The
Multiaxis Motor Control Board works with mains input voltages of 85 to 264 VAC, 50
or 60 Hz. The mains input includes an EMI filter.
DC Link and PFC
To provide unity power factor with very low-level harmonic distortion in line current,
an Emerson AIF04ZPFC-01L module produces the 400-V DC link voltage (
Figure 4
).
The PFC works over all typical line voltages used worldwide.
Figure 3. Mains Input Filtering
Figure 4. DC Link Voltage PFC Supply
PFC
Bus
Converter
EMI
Filter
~
~
+
_
400 V at 4 A
22 V at 1A
90 - 240 VAC
50/60 Hz
Emerson
400-V PFC
Module
Isolated
SD-ADC
20 MSPS
3.3 V
3.3 V
400 V at 4 A
Emerson
400-V PFC
Module
Isolated
SD-ADC
20 MSPS
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)