Encoder power supply – Altera Multiaxis Motor Control Board User Manual
Page 19
Functional Description
Page 19
Multiaxis Motor Control Board
February 2014
Altera Corporation
Encoder Power Supply
The Multiaxis Motor Control Board can supply 3.3V, 5V or 12V encoder power supply
voltages. You may configure each channel's encoder power supply independently.
Table 9
lists the jumpers to set for each channel.
Table 10
lists the jumper positions for
encoder power supplies. Out means fit no jumper; in means fit a jumper.
J56
Channel 3 encoder interface selection.
J57
Channel 3 encoder interface selection.
J58
3.3V isolated power supply.
Table 9. Jumpers for Encoder Power Supply
Channel
Jumpers
A
B
0
J3
J4
1
J17
J18
2
J31
J32
3
J45
J46
Table 10. Encoder Power Supply Selection
Jumper Position
Voltage (V)
Encoder
A
B
Out
Out
12
EnDat
Out
In
3.3
—
In
Out
5
EnDat, BiSS
In
In
Invalid
—
Table 8. Jumpers
Jumper
Function
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)