Encoder interfaces – Altera Multiaxis Motor Control Board User Manual
Page 11
Functional Description
Page 11
Multiaxis Motor Control Board
February 2014
Altera Corporation
Table 4
lists the ADCs.
Encoder Interfaces
Figure 7
shows the encoder interface.
Table 4. ADCs
ADC
Measured Quantity
Scaling
Factor
HSMC Signals
DC-link monitor
DC-link voltage
0.048
HSMC_ADC_400V_PFC_V_DATA
DC-link monitor
DC-link current
1.95
HSMC_ADC_400V_PFC_I_DATA
IGBT return
IGBT return current
0.195
DRV_x_HSMC_MOTOR_RTN_DATA_OUT
Motor phase U
Motor phase U current
0.195
DRV_x_HSMC_U_DATA_OUT
Motor phase W
Motor phase W current
0.195
DRV_x_HSMC_W_DATA_OUT
Figure 7. Encoder Interface
5 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
5 V
5 V
3.3 V
3.3 V
x2
x2
6
6
6
SE to Diff
SD-ADC
10 MSPS
RS-485
Transceiver
RS-485
Transceiver
Isolator
RS-485
Transceiver
Isolator
Isolator
Isolator
Isolator
2
2
2
2
2
2
6
Resolver
SinCos
Quadrature/
Hall Effect
M
EnDAT
BiSS
Hiperface
EnDat, BiSS, and
HiperFace DSL
Encoder Interfaces
Resolver Sine and Cosine
Encoder Interface
Quadrature and Hall Effect
Encoder Interface
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)