Connecting the motors – Altera Multiaxis Motor Control Board User Manual
Page 3

Setting Up the Multiaxis Motor Control Board
Page 3
Multiaxis Motor Control Board
February 2014
Altera Corporation
4. Connect the encoder cable to the screw terminal on the relevant terminal block for
channel you intend to use (
Table 2
).
Connecting the Motors
To prevent electrical shocks before connecting or disconnecting the motor:
1. Always shut down the motor control application on the host board.
2. Disconnect the Multiaxis Motor Control Board from the mains supply.
3. Ensure the DC link capacitors are discharged.
4. Use the four-way screw terminal block to connect each motor.
Table 3
lists motor
connectors.
5. Connect the motor to the screw terminal connector for the channel you intend to
use (
Table 6
).
Table 2. Screw Terminal Connections for BiSS and EnDat Encoders
Signal Name
Cable Color
Screw Terminal
(J9, J23, J37, J51)
BiSS
EnDat
Data+
PInk
Grey
18
Data-
Grey
Pink
19
Clock+
Yellow
Violet
14
Clock-
Green
Yellow
15
Power
White
Blue and brown/green
1
Ground
Brown
White and white/green
20
Table 3. Motor Connectors
Channel
Motor Connector
0
J2
1
J16
2
J30
3
J44
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)