Rs-232 serial circuit pin list, Ps/2 port, Ps/2 circuit schematic – Altera Cyclone II FPGA Starter Development Board User Manual
Page 52: Ps/2 serial circuit pin list

2–34
Reference Manual
Altera Corporation
Cyclone II FPGA Starter Development Board
October 2006
Development Board Components
RS-232 Serial Circuit Pin List
lists the FPGA pins assigned to the RS-232 serial circuit.
PS/2 Port
The development board includes a standard PS/2 interface and a
connector for a PS/2 keyboard or mouse.
PS/2 Circuit Schematic
shows the PS/2 serial circuit schematic.
Figure 2–27. PS/2 Serial Circuit Schematic Diagram
PS/2 Serial Circuit Pin List
lists the FPGA pins assigned to the PS/2 serial circuit.
Table 2–16. RS-232 Serial Circuit FPGA Pin Connections
Signal Name
FPGA Pin
Description
UART_RXD
PIN_F14
UART Receiver
UART_TXD
PIN_G12
UART Transmitter
Table 2–17. PS/2 Serial Circuit FPGA Pin Connections
Signal Name
FPGA Pin
Description
PS2_CLK
PIN_H15
PS/2 Clock
PS2_DAT
PIN_J14
PS/2 Data
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)