Displaying any image files – Altera Cyclone II FPGA Starter User Manual
Page 37

Altera Corporation
4–15
October 2006
Cyclone II FPGA Starter Development Kit User Guide
Using the Control Panel
Displaying Any Image Files
Before loading any image file into SRAM memory or into an M4K
memory block in the FPGA, first generate a bitmap file. Perform the
following steps:
1.
Load the desired image into an image processing tool, such as
Corel
®
PhotoPaint
®
.
2.
Resample the original image to have a 640 x 480 resolution. Save the
modified image in the Windows bitmap format.
3.
Run CII_Starter_control_panel\ImgConv.exe, an image
conversion tool developed for the development board, to open the
converter window (
).
Figure 4–11. The Image Converter Window
4.
Click on the Open Bitmap button and select the 640 x 480 Grayscale
photo for conversion.
5.
When the processing of the file completes, click on the Save Raw
Data
button, which generates a file named Raw_Data_Gray.dat and
stores in the same directory as the original image file. If desired,
change the file name prefix from Raw_Data to another name by
changing the File Name field in the displayed window.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)