Sdram/sram controller and programmer, Read/write data, Sdram/sram controller and programmer –4 – Altera Cyclone II FPGA Starter User Manual
Page 26

4–4
Altera Corporation
Cyclone II FPGA Starter Development Kit User Guide
October 2006
SDRAM/SRAM Controller and Programmer
2.
Click in the blank area under "PS/2 Keyboard" in the CII Starter Kit
Control Panel.
3.
Start typing on the PS/2 keyboard.
The keystrokes should echo from the keyboard to the output on the
control panel.
SDRAM/SRAM
Controller and
Programmer
The user can perform the following types of memory read/write
operations with the Control Panel:
■
Read/write data from/to the SDRAM or SRAM on the development
board
■
Write sequential data or the entire contents of a file, to the SDRAM or
SRAM
■
Read sequential data or the entire contents of the SDRAM or SRAM
to a file
This following sections describe how to access the SDRAM; the same
approach also applies to accessing the SRAM.
Read/Write Data
To write/read data from/to the SDRAM, perform the following steps:
1.
Select the SDRAM tab on the Control Panel (
).
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)