Controlling the 7-segment displays, Controlling the 7-segment displays –2 – Altera Cyclone II FPGA Starter User Manual
Page 24

4–2
Altera Corporation
Cyclone II FPGA Starter Development Kit User Guide
October 2006
Controlling the 7-Segment Displays
■
Configure user ports
■
Load music to memory and play music via the audio digital analog
converter (DAC) output
■
Load an image pattern for VGA output
The following sections describe how to perform these actions with the
Control Panel already open on the host computer. If not already open,
launch the Control Panel as described in
Controlling the
7-Segment
Displays
Typical design activities do not require the ability to set arbitrary values
into simple display devices. However, used for troubleshooting, this
ability enables the user to verify that these devices operate correctly.
To set the value of a 7-segment module to display, perform the following
steps:
1.
Select the PS2 & LED tab on the Control Panel (
).
Figure 4–2. Control Panel Window for 7-Segment Controls
2.
In the LED & 7-SEG area, enter a value for any of the 7-segment
modules labeled HEX0 through HEX3.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)