beautypg.com

Spectrum Controls 140 MPM 204 00sc User Manual

Page 42

background image

Quantum Series 140 MPM 204 00sc

44

Pr

Pr

Pr

Pr

Preset to Other

eset to Other

eset to Other

eset to Other

eset to Other Channel’

Channel’

Channel’

Channel’

Channel’s

s

s

s

s V

V

V

V

Value: Bit 8

alue: Bit 8

alue: Bit 8

alue: Bit 8

alue: Bit 8

Use this bit when in pulse fidelity mode. When in pulse fidelity mode this bit will cause the

channel to be preset to the value of teh complimentary channel’s accumulator. For example: if this
bit is set in the 4x+2 (Channel 1) then channel 1 will be preset to channel 2’s accumulator value. If
this bie is set in the 4x+3 register (channel 2) then channel 2 will be preset to channel 1’s value.
This bit is echoed in the channel’s status register.

Counter

Counter

Counter

Counter

Counter Zer

Zer

Zer

Zer

Zero Flag: Bit 7

o Flag: Bit 7

o Flag: Bit 7

o Flag: Bit 7

o Flag: Bit 7

The Counter Zero flag is set when the counter is reset to zero or counts down to zero. If the

Stop On Zero bit is set the counter will not roll until the Limit flag cleared. The Limit flag will stay
set until the Reset Flags bit is toggled in the channels’ configuration register.

Over Rate Flag: Bit 6

Over Rate Flag: Bit 6

Over Rate Flag: Bit 6

Over Rate Flag: Bit 6

Over Rate Flag: Bit 6

The over Rate flag is set when the input frequency exceeds its maximum range of 50KHz. This

flag indicates that the input counter rate is over the valid range of the module and that the value
indicated in the frequency data register may not be correct. This flag is normally set at 50kHz unless
a rate scale factor is used

Rate Limit: Bit 5

Rate Limit: Bit 5

Rate Limit: Bit 5

Rate Limit: Bit 5

Rate Limit: Bit 5

A user defined Rate Limit flag is active when the user has set the rate limit data register to a

limit value other than zero. When the rate value is greater then or equal to the limit value the Rate
Limit flag bit will be set indicating that the input rate is above its limit.

Rate Zer

Rate Zer

Rate Zer

Rate Zer

Rate Zero Flag: Bit 4

o Flag: Bit 4

o Flag: Bit 4

o Flag: Bit 4

o Flag: Bit 4

The Rate Zero flag is set when the input rate is zero. This flag can be used to flag an input fault

condition. Any input signal less than .5Hz will set the Zero rate flag.

K & M Factor Set Flag: Bit 3

K & M Factor Set Flag: Bit 3

K & M Factor Set Flag: Bit 3

K & M Factor Set Flag: Bit 3

K & M Factor Set Flag: Bit 3

This bit indicates that a non-zero K or M factor value has been written to the module EEPROM.

This value will be use to scale the input counter data. When a K or M factor is set all rate data will
be scaled by either one or both factors.

R Factor Set Flag: Bit 2

R Factor Set Flag: Bit 2

R Factor Set Flag: Bit 2

R Factor Set Flag: Bit 2

R Factor Set Flag: Bit 2

This bit indicates that a non-zero R factor value has been written to the modules EEPROM.

When a R factor is set all rate data will be divided by this factor.

Configuration Err

Configuration Err

Configuration Err

Configuration Err

Configuration Error

or

or

or

or Flag: Bit 1

Flag: Bit 1

Flag: Bit 1

Flag: Bit 1

Flag: Bit 1

This flag is set when the channel configuration word is set to an illegal state. An example

would be if one channel was configured for quadrature detection and its quadrature pair was not. In
this case both channels would have their configuration flags set until the configuration word was
corrected. All counter and rate data will be set to zero when an illegal configuration occurs.