Table 5-12: mpu memory locations – Maxim Integrated 71M6534 Energy Meter IC Family Software User Manual
Page 74
71M653X Software User’s Guide
VARhn_B
Net metered VARh, element B, for autocalibration “
)60
signed
64
VARhn_C*‡
Net metered VARh, element C, for autocalibration “
)62
signed 64
MainEdgeCnt Count of edges
Count of zero-crossings. )64 unsigned 32
Wh
Default sum of Wh, nonvolatile
LSB of w0sum
)65
signed
64
Wh_A
Wh, element A, nonvolatile
“
)67
signed
64
Wh_B
Wh, element B, nonvolatile
“
)69
signed
64
Wh_C‡
Wh, element C, nonvolatile
“
)6B
signed
64
StatusNv Nonvolatile
status See
Status
)6D
n/a
32
‡ Three phase chips (i.e. 6533, 6534) only.
1
Two phase chips (i.e. 6531), this compilation option is normally on to enable mixing a shunt and CT as current
sensors. Uses same space as neutral current threshold.
2
Three phase chips (i.e. 6533. 6534) with neutral current, this compilation option is normally on to enable tests of
neutral current. Uses same space as Threshold B.
Table 5-12: MPU Memory Locations
v1.1v1.1
TERIDIAN Proprietary
74 of 116
© Copyright 2005-2008 TERIDIAN Semiconductor Corporation