beautypg.com

Rockwell Automation 1403-NSC Smart Communication Card Instruction Sheet User Manual

Page 68

background image

D–18

Sample Ladder Listing

Publication 1403-5.1

Rung 3:2
| Virtual BT Data |
| BT Done |
| Bit |
| N15:0 +COP–––––––––––––––+ |
|––––] [––––––––––––––––––––––––––––––––––––––––––––––+–+COPY FILE +–+–|
| 13 | |Source #M1:2.110| | |
| | |Dest #N[N15:7]:1| | |
| | |Length 63| | |
| | +––––––––––––––––––+ | |
| |
| |
| | Service | |
| | The BT | |
| | Status/ | |
| | BT | |
| | Pending | |
| | N15:5 | |
| +––––(U)–––––––––––––––+ |
| | 0 | |
| | BT enable | |
| | bit | |
| | N[N9:0]:0 | |
| +––––(U)–––––––––––––––+ |
| | 15 | |
| | Check BT | |
| | Status | |
| | Until DN | |
| | or ER Bit | |
| | Is Off | |
| | N15:5 | |
| +––––(L)–––––––––––––––+ |
Rung 3:3

1

| Virtual BT Error |
| BT Err Code |
| Bit |
| N15:0 +MOV–––––––––––––––+ |
|––––] [––––––––––––––––––––––––––––––––––––––––––––––+–+MOVE +–+–|
| 12 | |Source N15:3| | |
| | | 0| | |
| | |Dest N15:4| | |
| | | 0| | |
| | +––––––––––––––––––+ | |
| | Service | |
| | The BT | |
| | Status/ | |
| | BT | |
| | Pending | |
| | N15:5 | |
| +––––(U)–––––––––––––––+ |
| | 0 | |
| | BT enable | |
| | bit | |
| | N[N9:0]:0 | |
| +––––(U)–––––––––––––––+ |
| | 15 | |
| |
| |
| | Check BT | |
| | Status | |
| | Until DN | |
| | or ER Bit | |
| | Is Off | |
| | N15:5 | |
| +––––(L)–––––––––––––––+ |
| | 1 | |
| | BT Error | |
| | Bit | |
| | N[N9:0]:0 | |
| +––––(L)–––––––––––––––+ |
| 12 |

Rung 3:2

When a BTR successfully
completes, buffer the BT data
and unlatch the BT enable bit.
As shown, 63 words are copied
to the BTR destination file,
beginning at word 1, in order to
match the Powermonitor II data
table layout. Also, unlatch the
BTR pending bit and latch the
bit that continues checking the
BTR status until the SN module
turns off the done bit.

Rung 3:3

If a BTR error occurs, unlatch
the enable bit and buffer the BT
error code. Also, unlatch the
BTR pending bit, latch the bit
that continues checking the
BTR status until the SN module
turns off the error bit and latch
the control word error bit.