beautypg.com

8 ain & vref sampling structures, 9 converter performance, Figure 10. cs5566 dnl plot – Cirrus Logic CS5566 User Manual

Page 20: Cs5566

background image

CS5566

20

DS806PP2

5/4/09

3.8 AIN & VREF Sampling Structures

The CS5566 uses on-chip buffers on the AIN+, AIN-, and the VREF+ inputs. Buffers provide much higher
input impedance and therefore reduce the amount of drive current required from an external source. This
helps minimize errors.

The Buffer Enable (BUFEN) pin determines if the on-chip buffers are used or not. If the BUFEN pin is con-
nected to the V1+ supply, the buffers will be enabled. If the BUFEN pin is connected to the V1- pin, the
buffers are off. The converter will consume about 5 mW less power when the buffers are off, but the input
impedances of AIN+, AIN- and VREF+ will be significantly less than with the buffers enabled.

3.9 Converter Performance

The CS5566 achieves excellent differential nonlinearity (DNL).

Figure 10

illustrates the code widths on

the typical scale of ±1 LSB and on a zoomed scale of ±0.2 LSB.

Figure 10. CS5566 DNL Plot

(Zoom View)