AMD SEMPRON 10 - Manual (Page 43)

Chapter 7 Electrical Data 31
31994A —1 August 2004 AMD Sempron™ Processor Model 10 with 256K L2 Cache Data Sheet
7.9 SYSCLK and SYSCLK# DC Characteristics
Table 11 shows the DC characteristics of the SYSCLK and
SYSCLK# differential clocks. The SYSCLK signal represents
CLKIN and RSTCLK tied together while the SYSCLK# signal
represents CLKIN# and RSTCLK# tied together. For more
information about SYSCLK and SYSCLK#, see “SYSCLK and
S Y S C L K # ” o n p a g e 7 3 a n d Ta b l e 1 9 , “ P i n N a m e
Abbreviations,” on page 52.
Figure 10 shows the DC characteristics of the SYSCLK and
SYSCLK# signals.
Figure 10. SYSCLK and SYSCLK# Differential Clock Signals
Table 11. SYSCLK and SYSCLK# DC Characteristics
Symbol Description Min Max Units
V
Threshold-DC
Crossing before transition is detected (DC) 400 mV
V
Threshold-AC
Crossing before transition is detected (AC) 450 mV
I
LEAK_P
Leakage current through P-channel pullup to V
CC_CORE
–1 mA
I
LEAK_N
Leakage current through N-channel pulldown to VSS (Ground) 1 mA
V
CROSS
Differential signal crossover mV
C
PIN
Capacitance * 4 25 * pF
Note:
* The following processor inputs have twice the listed capacitance because they connect to two input pads—SYSCLK and SYSCLK#.
SYSCLK connects to CLKIN/RSTCLK. SYSCLK# connects to CLKIN#/RSTCLK#.
V
CC_CORE
2
------------------------ 100 ±
V
CROSS
V
Threshold-DC
= 400 mV V
Threshold-AC
= 450 mV