4 power management, 1 power management states, Power management – AMD SEMPRON 10 User Manual
Page 21: Power management states, Figure 3, 4power management, Chapter 4 power management 9
Chapter 4
Power Management
9
31994A —1 August 2004
AMD Sempron™ Processor Model 10 with 256K L2 Cache Data Sheet
4
Power Management
This chapter describes the power management control system
of the AMD Sempron™ Processor Model 10. The power
management features of the processor are compliant with the
ACPI 1.0b and ACPI 2.0 specifications.
4.1
Power Management States
The AMD Sempron processor model 10 supports low-power
Halt and Stop Grant states. These states are used by advanced
configuration and power interface (ACPI) enabled operating
systems for processor power management.
Figure 3 shows the power management states of the processor.
The figure includes the ACPI “Cx” naming convention for these
states.
Figure 3. AMD Sempron™ Processor Model 10 Power Management States
C1
Halt
C0
Working
4
Execute HLT
SMI#, INTR, NMI, INIT#, RESET#
Inco
m
in
g Prob
e
Pr
ob
e
Se
rv
ice
d
STP
CL
K# a
ss
er
ted
STP
CLK
# as
serte
d
2
STP
CLK
# d
eass
erte
d
3
C2
Stop Grant
Cache Snoopable
Incoming Probe
Probe Serviced
Probe
State
1
STP
CLK#
de
as
se
rted
(R
ea
d P
LVL
2 r
egi
ster
or
thr
ottl
in
g)
S1
Stop Grant
Cache Not Snoopable
Sleep
STP
CLK
#
asse
rted
STP
CLK
#
dea
sser
ted
Note:
The AMD Athlon
TM
System Bus is connected during the following states:
1)
The Probe state
2)
During transitions between the Halt state and the C2 Stop Grant state
3)
During transitions between the C2 Stop Grant state and the Halt state
4)
C0 Working state
Software transitions
Hardware transitions
Legend