beautypg.com

5 electrical specifications – Measurement Computing CIO-QUAD0x User Manual

Page 17

background image

5 ELECTRICAL SPECIFICATIONS

(All Specifications typical for 25°C unless otherwise specified.)

INPUT SECTION

Receiver type

SN75ALS175 quad differential receiver

Configuration

Each channel consists of Phase A input, Phase B input and Index input;
each input is switch & jumper-selectable as single-ended or differential.

Differential

Phase A, Phase B and Index (+) inputs at user connector routed to (+)
inputs of differential receiver.
Phase A, Phase B and Index (-) inputs at user connector routed to (-)
inputs of differential receiver.

Single - ended

Phase A, Phase B and Index (+) inputs at user connector routed to (+)
inputs of differential receiver.
Phase A, Phase B and Index (-) inputs at user connector routed to ground.
(-) inputs of differential receiver routed to +3V reference.

Number of channels

CIO-QUAD02

2

CIO-QUAD04

4

Common mode input voltage range

±12V max

Differential input voltage range

±12V max

Input sensitivity

±200mV

Input hysteresis

50mV typ.

Input impedance

12 kohm min.

Propagation delay

27 ns max.

Absolute maximum input voltage

Differential

±25V max.

Miscellaneous

Meets EIA RS422, 423, 485 and CCITT V.10, V.11, X.26, X.27.

Designed for Multipoint busses on long lines in noisy environments

COUNTER SECTION

Counter type

LS7266R1 24-bit Dual-axis Quadrature Counter

Quadrature Mode

Clock frequency

4.3 MHz max

Separation

57 ns min

Clock pulse width

115 ns min

Index pulse width

85 ns min

Count Mode

Clock frequency

30 MHz max, (25 MHz max Mod-N mode)

Clock A - high pulse width

16 ns min

Clock A - low pulse width

16 ns min

Filter clock (FCK)

10 MHz

Digital filter rate

10 MHz, software-selectable divider (1 to 256 in single steps)

Crystal oscillator (FCK source)

Frequency

10 MHz

Frequency accuracy

100 ppm

13