beautypg.com

Vending machine functionality, Reference designs, Reference design 1: usb reference design – Altera MAX II User Manual

Page 24: Reference designs –16

background image

2–16

Development Kit Version 1.1.0

Altera Corporation

MAX II Development Kit Getting Started User Guide

July 2005

Reference Designs

Vending Machine Functionality

After programming the board, you will see the first screen….”Ice Cold
Drinks:”. The available drinks scroll along the bottom of the screen.

S1 resets the board to this first screen
S2 steps through the different screens in sequence:

Screen 1 : Scrolling Drinks
Screen 2 : Make Drink Selection…Press S3 to scroll through drinks
Screen 3 : Deposit funds…………Press S4 to add money

If not enough money has been added, the following message appears
after pressing S2:

“Insufficient $”
“Press S2”

This takes you back to screen 3. When the full amount has been deposited
and S2 is pressed, you come to the final screen:

“Vending Drink”
“Thank You”

Press S1 or S2 to go back to screen 1. Note that the source code for the
Vending Machine Demo is included. This is the only VHDL design that is
included with the kit. It provides an example of the VHDL language for
users new to programmable logic.

Reference
Designs

The MAX II Development Kit provides three reference designs to show
how the MAX II board (and the MAX II device) can interface with other
systems.

Reference Design 1: USB Reference Design

The USB Reference Design provides an example of how to connect a PC
to the MAX II development board using the on-board USB MAC from
Future Technology Devices International (FTDI). The design consists of a
Visual Basic Application and a Quartus II project. Source code for both
projects is included on the MAX II Development Kit CD-ROM. The Verilog
HDL code that makes up the MAX II design contains many explanatory
comments. This design is appropriate for engineers new to
programmable logic (particularly those with software experience) and
provides an excellent starting point for understanding the way in which
programmable logic devices (PLDs) manipulate data. This design was
built such that both the software and hardware portions would be easy to
understand, not for optimum speed or efficiency.