Figure 3–8. multi-channel generator operation – Altera CRC Compiler User Manual
Page 21
Chapter 3: Functional Description
3–5
Multi-Channel Operation
© November 2009
Altera Corporation
Preliminary
shows the operation of a multi-channel generator.
show the operation of a multi-channel checker when
processing a good and incorrect codeword, respectively.
Figure 3–8. Multi-Channel Generator Operation
101
000
010
clk
datachannel
datavalid
startofpacket
endofpacket
data
chaninitdone
crcchannel
crcvalid
data1
data2
data4
data1
data3
data4
010
checksum
data3
data2
data1
data2
checksum
Figure 3–9. Multi-Channel Checker Operation with Good Codeword
Figure 3–10. Multi-Channel Checker Operation with Incorrect Codeword
101
000
010
clk
datachannel
datavalid
startofpacket
endofpacket
chaninitdone
crcchannel
crcvalid
crcbad
101
010
data
data1
data2
data1
checksum
data1
checksum
data2
data2
checksum
clk
datavalid
startofpacket
endofpacket
chaninitdone
crcvalid
crcbad
101
000
010
datachannel
data
data1
data2
data1
checksum
data1
checksum
data2
data2
checksum
crcchannel
101
010
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)