Altera CIC MegaCore Function User Manual
Page 7

Device
Filter Type
ALM
Memory
Registers
f
MAX
(MHz)
M10K
M20K
Primary
Secondary
Stratix
V
Decimator 5
Channels 3
Interfaces
1,891
--
11
5,562
8
450.05
Stratix
V
Decimator
Hogenauer Pruning
361
--
0
790
13
450
Stratix
V
Decimator
Truncation
483
--
1
1,059
4
376
Stratix
V
Decimator Variable
Rate Change
1,900
--
11
5,574
3
450
Stratix
V
Interpolator
335
--
0
737
14
450.05
Stratix
V
Interpolator 5
Channels
771
--
0
2,390
8
450
Stratix
V
Interpolator 5
Channels 3
Interfaces
1,625
--
8
4,635
70
450
Stratix
V
Interpolator
Convergent
Rounding
361
--
0
790
13
450
Arria 10 Interpolator
Variable Rate
Change
464
--
0
128
128
451
UG-CIC
2014.12.15
CIC IP Core Performance and Resource Utilization
1-5
About The CIC IP Core
Altera Corporation
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)