Altera CIC MegaCore Function User Manual
Page 29

The multiple symbols per beat scenario applies to both the sink interface on MISO CIC filters and the
source interface of SIMO CIC filters. All other interfaces operate with a single symbol per beat, but the
interfaces also support multiple channels using packets.
Figure 3-8: Packet Data TransferFour symbols are transferred on each beat. The data transfer occurs on
cycles 1, 2, 4, and 5, when both ready and valid are asserted.
0
1
2
3
00
00
00
00
D
0
D
4
D
8
D
12
D
1
D
5
D
9
D
13
D
2
D
6
D
10
D
14
D
3
D
7
D
11
D
15
1
2
3
4
5
6
7
clk
ready
valid
startofpacket
endofpacket
channel[1:0]
data[31:24]
data[23:16]
data[15:8]
data[7:0]
error[1:0]
During cycle 1, the CIC IP core asserts
startofpacket
, and transfers the first four bytes of packet. During
cycle 5, the CIC IP core asserts
endofpacket
indicating that this is the end of the packet. The
channel
signal indicates the channel index associated with the data. For example, on cycle 1, the data D
0
, D
1
, D
2
,
and D
3
associated with channel 0 are available.
UG-CIC
2014.12.15
Packet Data Transfers
3-13
CIC IP Core Functional Description
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)