Search
beautypg.com
Directory
Brands
Altera manuals
Measuring instruments
MAX 10 FPGA
Manual
Altera MAX 10 FPGA User Manual
Altera Measuring instruments
Text mode
Original mode
Altera MAX 10 FPGA User Manual | 26 pages
Pages:
1
2
3
4
5
6
7
…
26
wrong Brand
wrong Model
non readable
Table of contents
Document Outline
MAX 10 FPGAMAX 10 FPGAMAX 10 FPGA (10M08S, 144-EQFP) Evaluation Kit User Guide
Contents
1. Overview
Board Component Blocks
Supported Items Not Included with the Kit
2. Getting Started
Powering the Kit
Installing the USB-Blaster Driver
Handling the Kit
Factory Default Switch and Jumper Settings
3. Board Components
Board Overview
Featured Device: MAX 10 FPGA
Configuration
FPGA Programming over External USB-Blaster
Configuring the FPGA Using the Quartus II Programmer
Selecting Internal Configuration Scheme
Generating a .pof File with ICB Settings
Programming Internal Flash Memory
Clock Circuitry
General-Purpose Clock
Arduino Connectors
General User Input/Output
User-Defined DIP Switch
User-Defined LEDs
Power Supply
Power Measurement
Power Distribution System
Temperature Sense
Additional Information
Document Revision History
How to Contact Altera
Typographic Conventions
Compliance and Conformity Statements
CE EMI Conformity Caution
See also other documents in the category Altera Measuring instruments:
MAX 10 JTAG
(15 pages)
MAX 10 Power
(21 pages)
Unique Chip ID
(12 pages)
Remote Update IP Core
(43 pages)
Device-Specific Power Delivery Network
(28 pages)
Device-Specific Power Delivery Network
(32 pages)
Hybrid Memory Cube Controller
(69 pages)
ALTDQ_DQS IP
(117 pages)
MAX 10 Embedded Memory
(71 pages)
MAX 10 Embedded Multipliers
(37 pages)
MAX 10 Clocking and PLL
(86 pages)
MAX 10 FPGA
(56 pages)
USB-Blaster II
(22 pages)
GPIO
(22 pages)
LVDS SERDES
(27 pages)
User Flash Memory
(33 pages)
ALTDQ_DQS2
(100 pages)
Avalon Tri-State Conduit Components
(18 pages)
Cyclone V Avalon-MM
(166 pages)
Cyclone III FPGA Starter Kit
(36 pages)
Cyclone V Avalon-ST
(248 pages)
Stratix V Avalon-ST
(286 pages)
Stratix V Avalon-ST
(293 pages)
DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP
(10 pages)
Arria 10 Avalon-ST
(275 pages)
Avalon Verification IP Suite
(224 pages)
Avalon Verification IP Suite
(178 pages)
FFT MegaCore Function
(50 pages)
DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP
(140 pages)
Floating-Point
(157 pages)
Integer Arithmetic IP
(157 pages)
Embedded Peripherals IP
(336 pages)
JESD204B IP
(158 pages)
Low Latency Ethernet 10G MAC
(109 pages)
LVDS SERDES Transmitter / Receiver
(72 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(3 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(80 pages)
IP Compiler for PCI Express
(372 pages)
Parallel Flash Loader IP
(57 pages)
Nios II C2H Compiler
(138 pages)
RAM-Based Shift Register
(26 pages)
RAM Initializer
(36 pages)
Phase-Locked Loop Reconfiguration IP Core
(51 pages)
DCFIFO
(28 pages)
