Altera MAX 10 FPGA User Manual
Page 11
Chapter 2: Getting Started
2–3
Factory Default Switch and Jumper Settings
October 2014
Altera Corporation
MAX 10 FPGA (10M08S, 144-EQFP) Evaluation Kit
User Guide
5
User-defined
On
6
BOOT_SEL: Use this switch to choose CFM0, CFM1, or
CFM2 image as the first image in a dual-image configuration.
If BOOT_SEL is set to low, the first boot image is CFM0
image, If set to high, the first boot image is the CFM1 or
CFM2 image. By default, the FPGA setting for this pin is tri-
stated.
On
Table 2–2. Default Jumper Settings
Jumper
Function
Setting
J6
Jumper for analog input channel #8. Default connection is to
GND.
Pins 2 and 3
J7
Jumper for analog input channel #7. Default connection is to
potentiometer.
Pins 2 and 3
Table 2–1. Default SW3 DIP Switch Settings (Part 2 of 2)
Switch
Function
Default
Position
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)